Leiden University Scholarly Publications

Persistent URL of this record https://hdl.handle.net/1887/85165

In Collections

This item can be found in the following collections:

Wang, P. (2020)

On the power efficiency, low latency, and quality of service in network-on-chip

Doctoral Thesis
In multi/many-core System-on-Chips (SoCs), the performance is almost linearly scaling with the number of processing elements. In order to achieve higher performance, the many-core SoCs have to integrate more processing elements, which results in the communication between processing elements being a bottleneck for the performance improvement. A Network-on-Chip (NoC), with low network latency, high bandwidth, good scalability, and reusability, is promising communication fabric for the many-core SoCs. However, NoCs consume too much power in real chips, which constraints the utilization of NoCs in future large-scale many-core SoC. Meanwhile, with more advanced semiconductor technologies, applied in chip manufacturing, the static power consumption takes a larger proportion of the total power consumption of a NoC. Thus, in this thesis, we have focused our attention on reducing the static power consumption of NoCs in two directions: applying efficient power gating on NoCs to reduce the...Show more In multi/many-core System-on-Chips (SoCs), the performance is almost linearly scaling with the number of processing elements. In order to achieve higher performance, the many-core SoCs have to integrate more processing elements, which results in the communication between processing elements being a bottleneck for the performance improvement. A Network-on-Chip (NoC), with low network latency, high bandwidth, good scalability, and reusability, is promising communication fabric for the many-core SoCs. However, NoCs consume too much power in real chips, which constraints the utilization of NoCs in future large-scale many-core SoC. Meanwhile, with more advanced semiconductor technologies, applied in chip manufacturing, the static power consumption takes a larger proportion of the total power consumption of a NoC. Thus, in this thesis, we have focused our attention on reducing the static power consumption of NoCs in two directions: applying efficient power gating on NoCs to reduce the static power consumption and realizing a confined-interference communication on a simplified NoC infrastructure to achieve energy-efficient packet transmission. Show less
Network-on-Chip
Power Gating
Duty Buffer
Dynamic Bypass
Confined-interference communication
Bufferless
All authors
Wang, P.
Supervisor
Stefanov, T.P.; Kok, J.N.
Committee
Göhringer, D.; Gaydadjiev, G.; Goossens, K.G.W.; Plaat, A.; Wijshoff, H.A.G.; Verbeek, F.J.
Qualification
Doctor (dr.)
Awarding Institution
Leiden Institute of Advanced Computer Science (LIACS), Faculty of Science, Leiden University
Date
2020-02-12
ISBN (print)
9789090326771