



Universiteit
Leiden
The Netherlands

Adaptive streaming applications : analysis and implementation models

Zhai, J.T.

Citation

Zhai, J. T. (2015, May 13). *Adaptive streaming applications : analysis and implementation models*. Retrieved from <https://hdl.handle.net/1887/32963>

Version: Not Applicable (or Unknown)

License: [Licence agreement concerning inclusion of doctoral thesis in the Institutional Repository of the University of Leiden](#)

Downloaded from: <https://hdl.handle.net/1887/32963>

Note: To cite this publication please use the final published version (if applicable).

Cover Page



Universiteit Leiden



The handle <http://hdl.handle.net/1887/32963> holds various files of this Leiden University dissertation

Author: Zhai, Jiali Teddy

Title: Adaptive streaming applications : analysis and implementation models

Issue Date: 2015-05-13

Bibliography

- [1] ARM Cortex-A9 Processor. <http://www.arm.com/products/processors/cortex-a/cortex-a9.php> (Last access: December 2013).
- [2] ARM Crossbar Switch. <http://www.arm.com/products/system-ip/amba/amba-open-specifications.php>.
- [3] Arteris. <http://www.arteris.com/> (Last access: January 2014).
- [4] Daedalus: System-level design for multi-processor system-on-chip. <http://daedalus.liacs.nl> (Last access: December 2013).
- [5] Embedded system market - global industry analysis, size, share, growth, trends and forecast 2012 - 2018. <http://www.transparencymarketresearch.com/embedded-system.html> (Last access: December 2013).
- [6] EU FP-7 parMERASA project. <http://www.parmerasa.eu/>.
- [7] FreeRTOS. <http://www.freertos.org/> (Last access: November 2013).
- [8] Mathworks Simulink. <http://www.mathworks.com/products/simulink/> (Last access: January 2014).
- [9] NASA Mars Exploration Rovers. <http://marsrovers.jpl.nasa.gov/> (Last access: December 2013).
- [10] NVIDIA Tegra 4. <http://www.nvidia.com/object/tegra-4-processor.html> (Last access: December 2013).
- [11] NVIDIA: White paper - Tegra multi-processor architecture.

- [12] Samsung Galaxy S4. <http://www.samsung.com/global/microsite/galaxys4/> (Last access: December 2013).
- [13] Xilinx MicroBlaze soft processor core. <http://www.xilinx.com/tools/microblaze.htm> (Last access: December 2013).
- [14] Xilinx OS and libraries document collection. http://www.xilinx.com/support/documentation/sw_manuals/xilinx14_2/oslib_rm.pdf (Last access: December 2013).
- [15] Xilinx Virtex-6 FPGA ML605 evaluation kit. <http://www.xilinx.com/products/boards-and-kits/EK-V6-ML605-G.htm> (Last access: December 2013).
- [16] Xilinx Zynq-7000 SoC. <http://www.xilinx.com/products/silicon-devices/soc/zynq-7000> (Last access: November 2013).
- [17] Embedded systems: Technologies and markets. <http://www.bccresearch.com>, January 2012.
- [18] H.264 : Advanced video coding for generic audiovisual services. <http://www.itu.int/rec/T-REC-H.264-201304-I/en>, April 2013.
- [19] M. Alvarez, E. Salamí, A. Ramirez, and M. Valero. A performance characterization of high definition digital video decoding using h.264/avc. In *Proceedings of the IEEE International Workload Characterization Symposium*, pages 24–33, 2005.
- [20] H. A. Andrade and S. Kovner. Software synthesis from dataflow models for G and LabVIEW. In *Proc. Asilomar Conf. on Signals, Systems & Computers*, 1998.
- [21] P. Aubry, P.-E. Beaucamps, F. Blanc, B. Bodin, S. Carpov, L. Cudennec, V. David, P. Dore, P. Dubrulle, B. D. de Dinechin, F. Galea, T. Goubier, M. Harrand, S. Jones, J.-D. Lesage, S. Louise, N. M. Chaisemartin, T. H. Nguyen, X. Raynaud, and R. Sirdey. Extended cyclostatic dataflow program compilation and execution for an integrated manycore processor. In *Proceedings of the International Conference on Computational Science (ICCS)*, pages 1624–1633, 2013.
- [22] M. Bamakhrama and T. Stefanov. Hard-real-time scheduling of data-dependent tasks in embedded streaming applications. In *Proceedings of the ninth ACM international conference on Embedded software*, EMSOFT '11, pages 195–204, New York, NY, USA, 2011. ACM.

- [23] M. Bamakhrama, J. T. Zhai, H. Nikolov, and T. Stefanov. A methodology for automated design of hard-real-time embedded streaming systems. In *Design, Automation & Test in Europe Conference & Exhibition, DATE'12*, pages 941–946, 2012.
- [24] M. A. Bamakhrama and J. T. Zhai. Daedalus/Daedalus^{RT} user manual. <http://daedalus.liacs.nl/manual.pdf> (Last access: December 2013).
- [25] C. Bastoul. Code generation in the polyhedral model is easier than you think. In *Proceedings of the 13th International Conference on Parallel Architectures and Compilation Techniques, PACT '04*, pages 7–16, Washington, DC, USA, 2004. IEEE Computer Society.
- [26] C. Bastoul. *Improving Data Locality in Static Control Programs*. PhD thesis, University Paris 6, Pierre et Marie Curie, France, 2004.
- [27] L. Benini and G. De Micheli. Networks on chips: A new SoC paradigm. *Computer*, 35(1):70–78, Jan. 2002.
- [28] D. Bertozzi and L. Benini. Xpipes: a network-on-chip architecture for gigascale systems-on-chip. *Circuits and Systems Magazine, IEEE*, 4(2):18–31, Sept. 2004.
- [29] B. Bhattacharya and S. Bhattacharyya. Parameterized dataflow modeling for DSP systems. *IEEE Trans. Signal Process.*, 2001.
- [30] G. Bilsen, M. Engels, R. Lauwereins, and J. Peperstraete. Cyclo-static data flow. *IEEE Trans. Signal Process.*, 44:397–408, 1996.
- [31] B. Bodin, A. M. Kordon, and B. D. de Dinechin. Periodic schedules for cyclo-static dataflow. In *Proc. of 11th Int. IEEE Symposium on Embedded Systems for Real-Time Multimedia (ESTIMedia'13)*, pages 105–114, 2013.
- [32] J. T. Buck. *Scheduling Dynamic Dataflow Graphs with Bounded Memory Using the Token Flow Model*. PhD thesis, EECS Department, University of California, Berkeley, 1993.
- [33] G. C. Buttazzo. *Hard Real Time Computing Systems: Predictable Scheduling Algorithms and Applications*. Springer, 3 edition, 2011.
- [34] J. Cong, K. Gururaj, G. Han, and W. Jiang. Synthesis algorithm for application-specific homogeneous processor networks. *IEEE Trans. Very Large Scale Integr. Syst.*, 17(9):1318–1329, 2009.

- [35] R. I. Davis and A. Burns. A survey of hard real-time scheduling for multiprocessor systems. *ACM Comput. Surv.*, 43(4):35:1–35:44, October 2011.
- [36] K. Deb et al. A fast and elitist multiobjective genetic algorithm: NSGA-II. *IEEE Trans. Evol. Comput.*, 6(2):182–197, 2002.
- [37] E. F. Deprettere, T. Stefanov, S. S. Bhattacharyya, and M. Sen. Affine nested loop programs and their binary parameterized dataflow graph counterparts. *2013 IEEE 24th International Conference on Application-Specific Systems, Architectures and Processors*, 0:186–190, 2006.
- [38] J. Eker and J. Janneck. CAL language report. Technical report, University of California at Berkeley, 2003.
- [39] T. Faragó. A framework for heterogeneous desktop parallel computing. Technical report, LIACS - Leiden University, 2008.
- [40] S. M. Farhad, Y. Ko, B. Burgstaller, and B. Scholz. Orchestration by approximation: mapping stream programs onto multicore architectures. In *Proceedings of the sixteenth international conference on Architectural support for programming languages and operating systems, ASPLOS '11*, pages 357–368, New York, NY, USA, 2011. ACM.
- [41] P. Feautrier. Dataflow analysis of array and scalar references. *International Journal of Parallel Programming*, 20(1):23–53, 1991.
- [42] P. Feautrier. Automatic parallelization in the polytope model. In *The Data Parallel Programming Model*, pages 79–103. Springer-Verlag, 1996.
- [43] S. Foessel. Motion JPEG2000 and digital cinema. <http://www.jpeg.org/public/DCINEMA-JPEG2000.ppt> (Last access: December 2013).
- [44] F.-A. Fortin, F.-M. D. Rainville, M.-A. Gardner, M. Parizeau, and C. Gagné. Deap: Evolutionary algorithms made easy. *Journal of Machine Learning Research*, 2171–2175(13), jul 2012.
- [45] M. Geilen. Synchronous dataflow scenarios. *ACM Trans. Embed. Comput. Syst.*, 10(2):16:1–16:31, Jan. 2011.
- [46] M. Geilen and T. Basten. Reactive process networks. In *Proceedings of the 4th ACM International Conference on Embedded Software, EMSOFT '04*, pages 137–146, New York, NY, USA, 2004. ACM.

- [47] M. Geilen and S. Stuijk. Worst-case performance analysis of synchronous dataflow scenarios. In *Proceedings of the eighth IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis, CODES/ISSS '10*, pages 125–134, New York, NY, USA, 2010. ACM.
- [48] M. Geilen, S. Stuijk, and T. Basten. Predictable dynamic embedded data processing. In *International Conference on Embedded Computer Systems (SAMOS)*, pages 320–327, 2012.
- [49] M. C. W. Geilen, F. J., C. Haubelt, T. Basten, B. Theelen, and S. Stuijk. Performance analysis of weakly-consistent scenario-aware dataflow graphs. In *In Proceedings of 48th Asilomar Conference on Signals, Systems & Computers*, 2014.
- [50] A. Gerstlauer, C. Haubelt, A. Pimentel, T. Stefanov, D. Gajski, and J. Teich. Electronic system-level synthesis methodologies. *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems*, 28(10):1517–1530, Oct. 2009.
- [51] A. Gerstlauer, J. Peng, D. Shin, D. Gajski, A. Nakamura, D. Araki, and Y. Nishihara. Specify-explore-refine (ser): from specification to implementation. In *Proceedings of the 45th annual Design Automation Conference, DAC '08*, pages 586–591, New York, NY, USA, 2008. ACM.
- [52] A. H. Ghamarian, M. C. W. Geilen, S. Stuijk, T. Basten, B. D. Theelen, M. R. Mousavi, A. J. M. Moonen, and M. J. G. Bekooij. Throughput analysis of synchronous data flow graphs. In *ACSD '06: Proceedings of the Sixth International Conference on Application of Concurrency to System Design*, pages 25–36, Washington, DC, USA, 2006. IEEE Computer Society.
- [53] K. Goossens, J. Dielissen, and A. Radulescu. Æthereal network on chip: Concepts, architectures, and implementations. *IEEE Des. Test*, 22(5):414–421, Sept. 2005.
- [54] M. I. Gordon, W. Thies, and S. Amarasinghe. Exploiting coarse-grained task, data, and pipeline parallelism in stream programs. In *Proceedings of the 12th international conference on Architectural support for programming languages and operating systems, ASPLOS-XII*, pages 151–162, New York, NY, USA, 2006. ACM.
- [55] S. Ha and H. Oh. Decidable signal processing dataflow graphs: Synchronous and cyclo-static dataflow graphs. In S. S. Bhattacharyya, E. F. Deprettere,

- R. Leupers, and J. Takala, editors, *Handbook of Signal Processing Systems*, pages 851–874. Springer US, 2010.
- [56] A. Hagiescu, W.-F. Wong, D. F. Bacon, and R. Rabbah. A computing origami: folding streams in FPGAs. In *Proceedings of the 46th Annual Design Automation Conference, DAC '09*, pages 282–287, New York, NY, USA, 2009. ACM.
- [57] A. Hansson, K. Goossens, M. Bekooij, and J. Huisken. Compsoc: A template for composable and predictable multi-processor system on chips. *ACM Trans. Des. Autom. Electron. Syst.*, 14(1):2:1–2:24, Jan. 2009.
- [58] J. L. Hennessy and D. Patterson. *Computer Architecture: A Quantitative Approach*. Morgan Kaufmann, 5 edition, 2011.
- [59] M. Hirzel, R. Soulé, S. Schneider, B. Gedik, and R. Grimm. A catalog of stream processing optimizations. Research Report RC25215, IBM, 2011.
- [60] W. Huang, S. Ghosh, S. Velusamy, K. Sankaranarayanan, K. Skadron, and M. R. Stan. Hotspot: a compact thermal modeling methodology for early-stage vlsi design. *IEEE Trans. Very Large Scale Integr. Syst.*, 14(5):501–513, May 2006.
- [61] D. S. Johnson. Approximation algorithms for combinatorial problems. In *Proceedings of the fifth annual ACM symposium on Theory of computing*, pages 38–49, 1973.
- [62] R. Jordans, F. Siyoum, S. Stuijk, A. Kumar, and H. Corporaal. An Automated Flow to Map Throughput Constrained Applications to a MPSoC. In *Bringing Theory to Practice: Predictability and Performance in Embedded Systems*, volume 18 of *PPES*, pages 47–58, Dagstuhl, Germany, 2011.
- [63] H. Jung and S. Ha. Hardware synthesis from coarse-grained dataflow specification for fast HW/SW cosynthesis. In *Proceedings of the 2Nd IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis, CODES+ISSS '04*, pages 24–29, New York, NY, USA, 2004. ACM.
- [64] G. Kahn. The semantics of a simple language for parallel programming. In J. L. Rosenfeld, editor, *Information Processing '74: Proceedings of the IFIP Congress*, pages 471–475. North-Holland, New York, NY, 1974.
- [65] W. Kelly, W. Pugh, E. Rosser, and T. Shpeisman. Transitive closure of infinite graphs and its applications. *Int. J. Parallel Program.*, 24:579–598, December 1996.

- [66] B. Kienhuis. MatParser: An array dataflow analysis compiler. Technical report, University of California, Berkeley, 2000.
- [67] B. Kienhuis, E. Deprettere, K. Vissers, and P. van der Wolf. An approach for quantitative analysis of application-specific dataflow architectures. *2013 IEEE 24th International Conference on Application-Specific Systems, Architectures and Processors*, 0:338, 1997.
- [68] B. Kienhuis and E. F. Deprettere. Modeling stream-based applications using the sbf model of computation. *J. VLSI Signal Process. Syst.*, 34(3):291–300, July 2003.
- [69] D. Kleidermacher and M. Kleidermacher. *Embedded Systems Security: Practical Methods for Safe and Secure Software and Systems Development*. Newnes, 1 edition, 2012.
- [70] P. Kourzanov, O. Moreira, and H. J. Sips. Disciplined multi-core programming in C. In *Proceedings of the International Conference on Parallel and Distributed Processing Techniques and Applications (PDPTA)*, pages 346–354, 2010.
- [71] M. Kudlur and S. Mahlke. Orchestrating the execution of stream programs on multicore platforms. In *Proceedings of the 2008 ACM SIGPLAN conference on Programming language design and implementation, PLDI '08*, pages 114–124, New York, NY, USA, 2008. ACM.
- [72] K. Lakshmanan, S. Kato, and R. Rajkumar. Scheduling parallel real-time tasks on multi-core processors. In *Proceedings of the 31st IEEE Real-Time Systems Symposium, RTSS'10*, pages 259–268, 2010.
- [73] D. Lammers. Intel cancels Tejas, moves to dual-core designs, May 2004.
- [74] E. A. Lee. Embedded software — an agenda for research. Technical report, University of California at Berkeley, 1999.
- [75] E. A. Lee and D. G. Messerschmitt. Static scheduling of synchronous data flow programs for digital signal processing. *IEEE Trans. Comput.*, 36(1):24–35, 1987.
- [76] E. A. Lee and D. G. Messerschmitt. Synchronous data flow. *Proc. IEEE*, 75(9):1235–1245, September 1987.

- [77] H. Lee, Y. Lin, Y. Harel, M. Woh, S. Mahlke, T. Mudge, and K. Flautner. Software defined radio - a high performance embedded challenge. In *Proceedings of the First international conference on High Performance Embedded Architectures and Compilers*, HiPEAC'05, pages 6–26, Berlin, Heidelberg, 2005. Springer-Verlag.
- [78] S.-w. Liao, Z. Du, G. Wu, and G.-Y. Lueh. Data and computation transformations for brook streaming applications on multiprocessors. In *Proceedings of the International Symposium on Code Generation and Optimization*, CGO '06, pages 196–207, Washington, DC, USA, 2006. IEEE Computer Society.
- [79] B. Lickly, I. Liu, S. Kim, H. D. Patel, S. A. Edwards, and E. A. Lee. Predictable programming on a precision timed architecture. In *Proceedings of the 2008 International Conference on Compilers, Architectures and Synthesis for Embedded Systems*, CASES '08, pages 137–146, New York, NY, USA, 2008. ACM.
- [80] C. Liu and J. Layland. Scheduling algorithms for multiprogramming in a hard-real-time environment. *J. ACM*, 20(1):46–61, 1973.
- [81] B. D. Lucas and T. Kanade. An iterative image registration technique with an application to stereo vision. In *Proceedings of the 7th international joint conference on Artificial intelligence - Volume 2*, IJCAI'81, pages 674–679, San Francisco, CA, USA, 1981. Morgan Kaufmann Publishers Inc.
- [82] D. Marr and T. Poggio. Neurocomputing: foundations of research. chapter Cooperative computation of stereo disparity, pages 259–267. MIT Press, Cambridge, MA, USA, 1988.
- [83] S. Martello and P. Toth. *Knapsack Problems: Algorithms and Computer Implementations*. John Wiley & Sons, 1 edition, 1990.
- [84] P. Marwedel. *Embedded System Design*. Springer, 2 edition, 2006.
- [85] C. Meenderinck, A. Azevedo, B. Juurlink, M. Alvarez Mesa, and A. Ramirez. Parallel scalability of video decoders. *J. Signal Process. Syst.*, 57(2):173–194, Nov. 2009.
- [86] S. Meijer, H. Nikolov, and T. Stefanov. Combining process splitting and merging transformations for polyhedral process networks. In *Proc. of 8th Int. IEEE Workshop on Embedded Systems for Real-Time Multimedia (ESTIMedia'10)*, pages 97–106, 2010.

- [87] S. Meijer, H. Nikolov, and T. Stefanov. Throughput modeling to evaluate process merging transformations in polyhedral process networks. In *Proceedings of the Conference on Design, Automation and Test in Europe (DATE)*, pages 747–752, 2010.
- [88] J. Mitola. *Software Radio*. John Wiley & Sons, Inc., 2003.
- [89] O. Moreira. *Temporal Analysis and Scheduling of Hard Real-Time Radios on a Multi-Processor*. PhD thesis, Technische Universiteit Eindhoven, 2012.
- [90] O. Moreira. Data flow modeling of radio applications. <http://www.es.ele.tue.nl/~sander/tutorials/hipeac-2013/files/moreira.pdf> (Last access: December 2013), 2013.
- [91] P. K. Murthy and S. S. Bhattacharyya. *Memory Management for Synthesis of DSP Software*. CRC Press, 2006.
- [92] D. Nadezhkin, H. Nikolov, and T. Stefanov. Automated generation of polyhedral process networks from affine nested-loop programs with dynamic loop bounds. *ACM Trans. Embed. Comput. Syst.*, 13(1s):28:1–28:24, Dec. 2013.
- [93] M. Negrean, M. Neukirchner, S. Stein, S. Schliecker, and R. Ernst. Bounding mode change transition latencies for multi-mode real-time distributed applications. In *IEEE 16th Conference on Emerging Technologies & Factory Automation, ETFA 2011*, pages 1–10, Toulouse, France, 2011.
- [94] S. Neuendorffer and E. Lee. Hierarchical reconfiguration of dataflow models. In *Proceedings of second ACM and IEEE International Conference on Formal Methods and Models for Co-Design (MEMOCODE)*, pages 179–188, June 2004.
- [95] H. Nikolov, T. Stefanov, and E. Deprettere. Multi-processor system design with ESPAM. In *CODES+ISSS '06: Proceedings of the 4th international conference on Hardware/software codesign and system synthesis*, pages 211–216, New York, NY, USA, 2006. ACM.
- [96] H. Nikolov, T. Stefanov, and E. Deprettere. Systematic and automated multiprocessor system design, programming, and implementation. *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems*, 27(3):542–555, March 2008.
- [97] H. Nikolov, M. Thompson, T. Stefanov, A. Pimentel, S. Polstra, R. Bose, C. Zissulescu, and E. Deprettere. Daedalus: toward composable multimedia MP-SoC design. In *DAC '08: Proceedings of the 45th annual Design Automation Conference*, pages 574–579, New York, NY, USA, 2008. ACM.

- [98] D. Nuzman, I. Rosen, and A. Zaks. Auto-vectorization of interleaved data for simd. In *Proceedings of the 2006 ACM SIGPLAN conference on Programming language design and implementation*, PLDI '06, pages 132–143, New York, NY, USA, 2006. ACM.
- [99] R. Pellizzoni, P. Meredith, M.-Y. Nam, M. Sun, M. Caccamo, and L. Sha. Handling mixed-criticality in soc-based real-time embedded systems. In *Proceedings of the seventh ACM international conference on Embedded software*, EMSOFT '09, pages 235–244, New York, NY, USA, 2009. ACM.
- [100] A. D. Pimentel, C. Erbas, and S. Polstra. A systematic approach to exploring embedded system architectures at multiple abstraction levels. *IEEE Trans. Comput.*, 55:99–112, February 2006.
- [101] L.-N. Pouchet. PolyBench: the polyhedral benchmark suite. <http://www.cs.ucla.edu/~pouchet/software/polybench/>.
- [102] W. Pugh and E. Rosser. Iteration space slicing and its application to communication optimization. In *Proceedings of the 11th international conference on Supercomputing*, ICS '97, pages 221–228, New York, NY, USA, 1997. ACM.
- [103] U. Ramacher, W. Raab, J. A. U. Hachmann, D. Langen, J. Berthold, R. Kramer, A. Schackow, C. Grassmann, M. Sauermaun, P. Szreder, F. Capar, G. Obradovic, W. Xu, N. Brüls, K. Lee, E. Weber, R. Kuhn, and J. Harrington. Architecture and implementation of a software-defined radio baseband processor. In *Proceedings of IEEE International Symposium on Circuits and Systems (ISCAS)*, pages 2193–2196, 2011.
- [104] J. Real and A. Crespo. Mode change protocols for real-time systems: A survey and a new proposal. *Real-Time Syst.*, 26(2):161–197, Mar. 2004.
- [105] A. Schrijver. *Theory of Linear and Integer Programming*. Wiley, 1998.
- [106] Z. Shen, Z. Li, and P.-C. Yew. An empirical study on array subscripts and data dependencies. In *International Conference on Parallel Processing (ICPP)*, pages 145–152, 1989.
- [107] S. Sriram and S. S. Bhattacharyya. *Embedded Multiprocessors: Scheduling and Synchronization*. CRC Press, 2 edition, February 2009.
- [108] N. Stoimenov, S. Perathoner, and L. Thiele. Reliable mode changes in real-time systems with fixed priority or EDF scheduling. In *Proceedings of the*

- Conference on Design, Automation and Test in Europe, DATE '09*, pages 99–104, 3001 Leuven, Belgium, Belgium, 2009. European Design and Automation Association.
- [109] S. Stuijk, T. Basten, M. C. W. Geilen, and H. Corporaal. Multiprocessor resource allocation for throughput-constrained synchronous dataflow graphs. In *DAC '07: Proceedings of the 44th annual Design Automation Conference*, pages 777–782, New York, NY, USA, 2007. ACM.
- [110] S. Stuijk, M. Geilen, and T. Basten. Throughput-buffering trade-off exploration for cyclo-static and synchronous dataflow graphs. *IEEE Transactions on Computers*, 57(10):1331–1345, 2008.
- [111] S. Stuijk, M. Geilen, and T. Basten. A predictable multiprocessor design flow for streaming applications with dynamic behaviour. In *Proceedings of the 2010 13th Euromicro Conference on Digital System Design: Architectures, Methods and Tools, DSD '10*, pages 548–555, Washington, DC, USA, 2010. IEEE Computer Society.
- [112] S. Stuijk, M. Geilen, B. Theelen, and T. Basten. Scenario-aware dataflow: Modeling, analysis and implementation of dynamic applications. In *International Conference on Embedded Computer Systems (SAMOS), 2011*, pages 404–411, July 2011.
- [113] A. Stulova, R. Leupers, and G. Ascheid. Throughput driven transformations of synchronous data flows for mapping to heterogeneous MPSoCs. In *SAMOS XII: International Conference on Embedded Computer Systems: Architectures, Modeling and Simulation*, pages 144–151. IEEE, 2012.
- [114] B. Theelen, M. Geilen, T. Basten, J. Voeten, S. Gheorghita, and S. Stuijk. A scenario-aware data flow model for combined long-run average and worst-case performance analysis. *ACM/IEEE International Conference on Formal Methods and Models for Co-Design*, 0:185–194, 2006.
- [115] L. Thiele, I. Bacivarov, W. Haid, and K. Huang. Mapping applications to tiled multiprocessor embedded systems. In *Proc. 7th Intl Conference on Application of Concurrency to System Design (ACSD 2007)*, pages 29–40, Bratislava, Slovak Republic, 2007. IEEE Computer Society.
- [116] W. Thies and S. Amarasinghe. An empirical characterization of stream programs and its implications for language and compiler design. In *Proceedings of the 19th international conference on Parallel architectures and compilation techniques, PACT '10*, pages 365–376, New York, NY, USA, 2010. ACM.

- [117] W. Thies, M. Karczmarek, and S. P. Amarasinghe. StreamIt: A language for streaming applications. In *Proceedings of the 11th International Conference on Compiler Construction, CC '02*, pages 179–196, London, UK, UK, 2002. Springer-Verlag.
- [118] M. Thompson. *Tools and techniques for efficient system-level design space exploration*. PhD thesis, University of Amsterdam, 2012.
- [119] E. Ukkonen. On-line construction of suffix trees. *Algorithmica*, 14(3):249–260, 1995.
- [120] S. van Haastregt and B. Kienhuis. Automated synthesis of streaming C applications to process networks in hardware. In *Proceedings of the Conference on Design, Automation and Test in Europe, DATE '09*, pages 890–893, 3001 Leuven, Belgium, Belgium, 2009. European Design and Automation Association.
- [121] S. K. Venkata, I. Ahn, D. Jeon, A. Gupta, C. Louie, S. Garcia, S. Belongie, and M. B. Taylor. SD-VBS: The San Diego Vision Benchmark Suite. In *IEEE International Symposium on Workload Characterization*, 2009.
- [122] S. Verdoolaege. *Handbook on signal processing systems*, chapter Polyhedral process networks. Springer, 2010.
- [123] S. Verdoolaege. Isl: An integer set library for the polyhedral model. In *Proceedings of the Third International Congress Conference on Mathematical Software, ICMS'10*, pages 299–302, Berlin, Heidelberg, 2010. Springer-Verlag.
- [124] S. Verdoolaege, F. Catthoor, M. Bruynooghe, and G. Janssens. Multi-dimensional incremental loop fusion for data locality. In *Proceedings 2003 Application-specific Systems, Architectures and Processors*, pages 17–27. IEEE, 2003.
- [125] S. Verdoolaege, H. Nikolov, and T. Stefanov. pn: a tool for improved derivation of process networks. *EURASIP J. Embedded Syst.*, 2007(1):19–19, 2007.
- [126] S. Verdoolaege, H. Nikolov, and T. Stefanov. On demand parametric array dataflow analysis. In *3rd International Workshop on Polyhedral Compilation Techniques, IMPACT'13*, 2013.
- [127] S. Verdoolaege, R. Seghir, K. Beyls, V. Loechner, and M. Bruynooghe. Counting integer points in parametric polytopes using barvinok's rational functions. *Algorithmica*, 48(1):37–66, 2007.

- [128] N. Wattanapongskorn and D. W. Coit. Fault-tolerant embedded system design and optimization considering reliability estimation uncertainty. *Reliability Engineering & System Safety*, 92(4):395 – 407, 2007.
- [129] M. H. Wiggers, M. J. G. Bekooij, and G. J. M. Smit. Buffer capacity computation for throughput-constrained modal task graphs. *ACM Trans. Embed. Comput. Syst.*, 10:17:1–17:59, January 2011.
- [130] M. Woh, Y. Lin, S. Seo, S. Mahlke, and T. Mudge. Analyzing the next generation software defined radio for future architectures. *J. Signal Process. Syst.*, 63(1):83–94, Apr. 2011.
- [131] M. Woh, Y. Lin, S. Seo, S. Mahlke, T. Mudge, C. Chakrabarti, R. Bruce, D. Kershaw, A. Reid, M. Wilder, and K. Flautner. From SODA to scotch: The evolution of a wireless baseband processor. *2012 45th Annual IEEE/ACM International Symposium on Microarchitecture*, 0:152–163, 2008.
- [132] W. Wolf, A. A. Jerraya, and G. Martin. Multiprocessor system-on-chip (MPSoC) technology. *Trans. Comp.-Aided Des. Integ. Cir. Sys.*, 27(10):1701–1713, Oct. 2008.
- [133] H. Yang and S. Ha. Pipelined data parallel task mapping/scheduling technique for MPSoC. In *Proceedings of the Conference on Design, Automation and Test in Europe, DATE '09*, pages 69–74, 3001 Leuven, Belgium, Belgium, 2009. European Design and Automation Association.
- [134] M. Yue. A simple proof of the inequality $FFD(L) \leq 11/9 OPT(L) + 1, \forall L$ for the FFD bin-packing algorithm. *Acta Mathematicae Applicatae Sinica*, 7:321–331, 1991.
- [135] J. T. Zhai, M. A. Bamakhrama, and T. Stefanov. Exploiting just-enough parallelism when mapping streaming applications in hard real-time systems. In *Proceedings of the 50th Annual Design Automation Conference, DAC '13*, pages 170:1–170:8, New York, NY, USA, 2013. ACM.
- [136] J. T. Zhai, H. Nikolov, and T. Stefanov. Modeling adaptive streaming applications with parameterized polyhedral process networks. In *Proceedings of the 48th Design Automation Conference, DAC '11*, pages 116–121, New York, NY, USA, 2011. ACM.
- [137] J. T. Zhai, H. Nikolov, and T. Stefanov. Mapping streaming applications considering alternative application specifications (extended abstract). In *Proceedings of IEEE Symposium on Embedded Systems For Real-time Multimedia, ESTIMedia'12*, page 27, 2012.

- [138] J. T. Zhai, H. Nikolov, and T. Stefanov. Mapping of streaming applications considering alternative application specifications. *ACM Trans. Embed. Comput. Syst.*, 12(1s):34:1–34:21, Mar. 2013.
- [139] J. Zhu, I. Sander, and A. Jantsch. Constrained global scheduling of streaming applications on MPSoCs. In *Proceedings of the 2010 Asia and South Pacific Design Automation Conference, ASPDAC '10*, pages 223–228, Piscataway, NJ, USA, 2010. IEEE Press.