



Universiteit
Leiden
The Netherlands

Towards design space exploration of industrial distributed cyber-physical systems

Saadatmand, F.S.

Citation

Saadatmand, F. S. (2026, September 30). *Towards design space exploration of industrial distributed cyber-physical systems*. Retrieved from <https://hdl.handle.net/1887/4310251>

Version: Publisher's Version

License: [Licence agreement concerning inclusion of doctoral thesis in the Institutional Repository of the University of Leiden](#)

Downloaded from: <https://hdl.handle.net/1887/4310251>

Note: To cite this publication please use the final published version (if applicable).

Towards Design Space Exploration of Industrial Distributed Cyber-Physical Systems

Faezeh Sadat Saadatmand

Towards Design Space Exploration of Industrial Distributed Cyber-Physical Systems

Proefschrift

ter verkrijging van
de graad van doctor aan de Universiteit Leiden,
op gezag van rector magnificus prof.dr. S. de Rijcke,
volgens besluit van het college voor promoties
te verdedigen op woensdag 30 september 2026
klokke 10:00 uur

door

Faezeh Sadat Saadatmand

geboren te Tehran, Iran
in 1992

Promotores:

Dr. T.P. Stefanov

Prof. dr. N. Mentens

Promotiecommissie:

Prof. dr. M.M. Bonsangue

Prof. dr. H.C.M. Kleijn

Prof. dr. R.V. van Nieuwpoort

Prof. dr. ir. A.A. Basten Technische Universiteit Eindhoven

Prof. dr. O. Bringmann Universität Tübingen

Prof. dr. ir. A.L. Varbanescu Universiteit Twente

Copyright © 2026 Faezeh Sadat Saadatmand.

This research was carried out within the DSE2.0 project, “Design Space Exploration 2.0: Towards Optimal Design of Complex, Distributed Cyber-Physical Systems”, funded by the Dutch Research Council (NWO) under project number 17930.

Cover: designed by the author.

To my dear family

Contents

List of Figures	xi
List of Tables	xiii
List of Abbreviations	xv
1 Introduction	1
1.1 Context and Motivation	1
1.2 Scope and Focus of This Thesis	2
1.3 Scientific Challenges	3
1.4 Research Contributions	7
1.5 Thesis Structure	10
2 Background	13
2.1 Design Space Exploration	14
2.1.1 General Workflow of DSE	15
2.1.2 Y-Chart Modeling Approach	16
2.2 Limitations of Embedded DSE Tools for Industrial dCPS	17
2.3 ASML TWINSKAN Machine	20
2.4 Event-Driven Execution in Distributed Systems	20
2.5 Execution Traces	21
2.6 Simulation and Modeling Environment	22
2.6.1 Discrete-Event Simulation using OMNet++	23
2.6.2 Eclipse Modeling Framework	23
2.6.3 Model Transformation with Xtend	23

3	CompDSE Methodology and Models	25
3.1	Problem Statement	26
3.2	Contributions	26
3.3	Related Work	27
3.3.1	System-Level DSE Methodologies for dCPS	27
3.3.2	Application Workload Modeling for DSE	30
3.3.3	Hardware Platform and Application-to-Platform Mapping Modeling for DSE	32
3.4	Overview of the CompDSE Methodology	34
3.5	Models used in CompDSE	36
3.5.1	Application Workload Model	36
3.5.2	Computing Hardware Platform Model	38
3.5.3	Mapping Model	39
3.5.4	Environmental Influence Model	39
3.5.5	Executable Models	40
3.6	Design Space	45
3.7	Conclusion	46
4	CompDSE Tools	49
4.1	Problem Statement	50
4.2	Contributions	50
4.3	Related Work	51
4.4	Execution Traces for Model Derivation	52
4.4.1	Application-level Execution Traces	53
4.4.2	System-level Execution Traces	55
4.5	The CompDSE Toolbox	56
4.5.1	Automated Derivation and Integration	56
4.5.2	Model-to-Model Transformation	65
4.5.3	Code Generation	67
4.6	Conclusion	71
5	CompDSE Evaluation	73
5.1	Problem Statement	74
5.2	Contributions	74
5.3	Experimental Setup	74
5.4	Evaluation Results	77
5.4.1	Efficiency	77

5.4.2	Accuracy	78
5.4.3	Exploration	78
5.5	Conclusion	80
6	Workload Model Refinement	83
6.1	Problem Statement	84
6.2	Contributions	84
6.3	Related Work	85
6.4	Motivation	87
6.5	Application Workload Model Refinement	89
6.6	Collected Execution Traces	91
6.7	Automated Derivation of Refined Workload Model	92
6.8	Feasibility for Parallel Execution	93
6.8.1	Determining Parallel Execution Eligibility of Blocks	93
6.8.2	Simulation Strategy for Parallel Execution of Blocks	96
6.9	Experimental Evaluation	99
6.9.1	Experimental Setup	99
6.9.2	Results	101
6.10	Conclusion	104
7	Summary, Discussion, and Future Directions	105
7.1	Summary of Challenges and Contributions	105
7.2	Discussion and Future Directions	106
7.3	Concluding Remark	111
	Bibliography	113
	English Summary	125
	Nederlandse Samenvatting	127
	List of Publications	129
	Curriculum Vitae	131
	Acknowledgments	133

List of Figures

2.1	Illustration of the Y-chart modeling approach	17
2.2	Heatmap of the DSE runtime (in hours) by varying the number of application processes and processing components	19
3.1	The CompDSE methodology	35
3.2	Example of an application workload model WK	37
3.3	Modeling the impact of the physical environment	40
3.4	The application workload, computing hardware platform, and mapping model entities	41
4.1	An excerpt of an example application-level execution trace	54
4.2	Visualization of the complete function executions, highlighting traced functions from Figure 4.1	54
4.3	Process status over time	55
4.4	Deriving <code>OnCPU</code> timing by using context switch events	55
4.5	Derivation of the workload model of the first mode in process B	60
4.6	Calculation of the signature (cycles) of process B	61
4.7	The workload model integration	62
4.8	Model-to-Model transformation from formal models (left) to executable simulation entities (right)	66
4.9	The application workload, computing hardware platform, and mapping layers in OMNet++	68
4.10	The C++ class skeleton of the <code>Mapper</code> entity for the OMNet++ simulation	69
4.11	Example of a generated event file for Process B in operation mode M_1	70
4.12	Example of a generated platform file	70
4.13	Example of a generated mapping file	71

5.1	The simulation setup of the ASML TWINSKAN machine in OMNet++	76
5.2	The impact of the number of cores on PDW	79
5.3	The impact of the clock frequency of cores on PDW	80
6.1	The impact of request handling order on execution timing	88
6.2	The refined application workload model class diagram	89
6.3	Refinement of the application workload model	90
6.4	Automated derivation of the refined application workload model . . .	92
6.5	The dependency check of execution blocks	95
6.6	An example of parallel execution of blocks	98
6.7	Three ENV delay modeling scenarios	101
6.8	The effect of ENV delay reduction and number of cores on PDW. Top: inter-process only. Bottom: inter- and intra-process	102
6.9	The effect of frequency scaling on PDW for 8-core platform with 100% ENV delay reduction	104

List of Tables

1.1	Relation between the thesis chapters and research challenges	10
3.1	Comparison of the DSE tools for industrial CPS modeling	30
5.1	Scale of the traced system and model derivation	75
5.2	Time required for each step in the CompDSE workflow	78
6.1	Additional trace points for the refined application workload model . .	91
6.2	Comparison of PDW between real system execution and simulation considering inter-process parallelism only	101

List of Abbreviations

CPS	Cyber-Physical Systems
CTF	Common Trace Format
dCPS	Distributed Cyber-Physical Systems
DSE	Design Space Exploration
EMF	Eclipse Modeling Framework
FCFS	First Come, First Served
FMC	Functional Modeling Compiler
GA	Genetic Algorithm
MoC	Models of Computation
MPSoC	Multiprocessor System-on-Chip
OS	Operating System
PDW	Processing Duration per Wafer
SoC	System-on-Chip