



Universiteit
Leiden
The Netherlands

Methods to simulate fermions on quantum computers with hardware limitations

Steu dtner, M.

Citation

Steu dtner, M. (2019, November 20). *Methods to simulate fermions on quantum computers with hardware limitations*. *Casimir PhD Series*. Retrieved from <https://hdl.handle.net/1887/80413>

Version: Publisher's Version

License: [Licence agreement concerning inclusion of doctoral thesis in the Institutional Repository of the University of Leiden](#)

Downloaded from: <https://hdl.handle.net/1887/80413>

Note: To cite this publication please use the final published version (if applicable).

Cover Page



Universiteit Leiden



The following handle holds various files of this Leiden University dissertation:
<http://hdl.handle.net/1887/80413>

Author: Steudtner, M.

Title: Methods to simulate fermions on quantum computers with hardware limitations

Issue Date: 2019-11-20

Methods to simulate fermions on quantum computers with hardware limitations

PROEFSCHRIFT

TER VERKRIJGING VAN
DE GRAAD VAN DOCTOR AAN DE UNIVERSITEIT LEIDEN,
OP GEZAG VAN RECTOR MAGNIFICUS PROF. MR. C.J.J.M. STOLKER,
VOLGENS BESLUIT VAN HET COLLEGE VOOR PROMOTIES
TE VERDEDIGEN OP WOENSDAG 20 NOVEMBER 2019
KLOKKE 15.00 UUR

DOOR

Mark Steudtner

GEBOREN TE LÖBAU, DUITSLAND IN 1991

Promotores: prof. dr. S. D. C. Wehner (TU Delft)
prof. dr. C. W. J. Beenakker
Promotiecommissie: dr. J. D. Whitfield (Dartmouth College, VS)
dr. ir. M. Veldhorst (TU Delft)
prof. dr. K. J. Schoutens (UvA)
prof. dr. E. R. Eliel
prof. dr. K. E. Schalm

Casimir PhD Series Delft-Leiden 2019-33

ISBN 978-90-8593-416-5

An electronic version of this thesis can be found
at <https://openaccess.leidenuniv.nl>

This work was supported by the Netherlands Organization for Scientific
Research (NWO/OCW) and an ERC Synergy Grant.

Contents

1	Introduction	1
1.1	Preface	1
1.2	Fermion-to-qubit mappings	4
1.3	Quantum error correction	9
1.4	This thesis	15
1.4.1	Chapter two	15
1.4.2	Chapter three	16
1.4.3	Chapter four	19
2	Saving qubits with classical codes	21
2.1	Background	21
2.2	Results	23
2.3	Encoding the entire Fock space	27
2.3.1	Jordan-Wigner, Parity and Bravyi-Kitaev transform	29
2.4	Encoding only a subspace	30
2.4.1	Saving qubits by exploiting symmetries	30
2.4.2	General transforms	31
2.4.3	Particle number conserving codes	36
2.5	Examples	40
2.5.1	Hydrogen molecule	40
2.5.2	Fermi-Hubbard model	41
2.6	Conclusion	44
2.7	Supplement	46
2.7.1	General operator mappings	46
2.7.2	Transforming particle-number conserving Hamil- tonians	52
2.7.3	Multi-weight binary addressing codes based on dis- sections	55

2.7.4	Segment codes	60
2.8	Notations	64
2.9	Further work	66
3	Embedding simulations with quantum codes	69
3.1	Background	69
3.2	Results	72
3.3	Preliminaries	78
3.3.1	Simulating a qubit Hamiltonian	80
3.3.2	S-pattern Jordan-Wigner transform	82
3.4	Techniques	86
3.4.1	Motivation	86
3.4.2	Definitions	88
3.5	Auxiliary qubit mappings	89
3.5.1	E-type AQM	89
3.5.2	Square lattice AQM	91
3.5.3	Sparse AQM	94
3.6	Example: Fermi-Hubbard lattice model	97
3.6.1	Second quantization and Jordan-Wigner transform	97
3.6.2	Square lattice and sparse AQM	99
3.6.3	VCT and BKSF	102
3.7	Comparison of AQM, VCT and BKSF	104
3.8	Conclusion	111
3.9	Supplement	112
3.9.1	Auxiliary Qubit codes	112
3.9.2	Tree-based transforms	122
3.9.3	Technical details	126
3.10	Notations	149
3.11	Further work	152
4	Quantum error correction in Crossbar architectures	155
4.1	Background	155
4.2	Results	156
4.3	The quantum dot processor	159
4.3.1	Layout	160
4.3.2	Control and addressing	161
4.3.3	Elementary operations	162
4.4	Parallel operation of a crossbar architecture	170
4.4.1	Parallel shuttle operations	173

4.4.2	Parallel two-qubit gates	175
4.4.3	Parallel Measurements	175
4.4.4	Some useful grid configurations	182
4.5	Error correction codes	184
4.5.1	Surface code	184
4.5.2	2D color codes	185
4.5.3	Surface code mapping	187
4.5.4	Color code mapping	191
4.6	Discussion	195
4.6.1	Practical implementation of the surface code	196
4.6.2	Decoherence induced errors	196
4.6.3	Operation induced errors	198
4.6.4	Surface code logical error probability	199
4.7	Conclusion	201
4.8	Supplement: surface code operation counts	204
4.9	Notations	207
	Publications and Preprints	209
	Summary	211
	Samenvatting	215
	Curriculum vitae	219
	Bibliography	221

