



Universiteit
Leiden
The Netherlands

Semi-partitioned scheduling and task migration in dataflow networks

Cannella, E.

Citation

Cannella, E. (2016, October 11). *Semi-partitioned scheduling and task migration in dataflow networks*. Retrieved from <https://hdl.handle.net/1887/43469>

Version: Not Applicable (or Unknown)

License: [Licence agreement concerning inclusion of doctoral thesis in the Institutional Repository of the University of Leiden](#)

Downloaded from: <https://hdl.handle.net/1887/43469>

Note: To cite this publication please use the final published version (if applicable).

Cover Page



Universiteit Leiden



The handle <http://hdl.handle.net/1887/43469> holds various files of this Leiden University dissertation

Author: Cannella, Emanuele

Title: Semi-partitioned scheduling and task migration in dataflow networks

Issue Date: 2016-10-11

Bibliography

- [AACP08] Andrea Acquaviva, Andrea Alimonda, Salvatore Carta, and Michele Pittau. Assessing task migration impact on embedded soft real-time streaming multimedia applications. *EURASIP J. Emb. Sys.*, 2008, 2008.
- [ABD08] James H Anderson, Vasile Bud, and UmaMaheswari C Devi. An EDF-based restricted-migration scheduling algorithm for multiprocessor soft real-time systems. *Real-Time Systems*, 38(2):85–131, 2008.
- [AEDC14] James H. Anderson, Jeremy P. Erickson, UmaMaheswari C. Devi, and Benjamin N. Casses. Optimal semi-partitioned scheduling in soft real-time systems. In *2014 IEEE 20th International Conference on Embedded and Real-Time Computing Systems and Applications, Chongqing, China, August 20-22, 2014*, pages 1–10, 2014.
- [AK09] C. Ababei and R. Katti. Achieving network on chip fault tolerance by adaptive remapping. In *Parallel Distributed Processing, 2009. IPDPS 2009. IEEE International Symposium on*, pages 1–4, May 2009.
- [AMC⁺07] Federico Angiolini, Paolo Meloni, Salvatore Carta, Luigi Raffo, and Luca Benini. A layout-aware analysis of networks-on-chip and traditional interconnects for mpsocs. *IEEE Trans. on CAD of Integrated Circuits and Systems*, 26(3):421–434, 2007.
- [AT06] Björn Andersson and Eduardo Tovar. Multiprocessor scheduling with few preemptions. In *12th IEEE Conference on Embedded and Real-Time Computing Systems and Applications (RTCSA 2006), 16-18 August 2006, Sydney, Australia, pages 322–334, 2006*. URL: <http://dx.doi.org/10.1109/RTCSA.2006.45>, doi:10.1109/RTCSA.2006.45.
- [AY03] Hakan Aydin and Qi Yang. Energy-aware partitioning for multiprocessor real-time systems. In *17th International Parallel and Distributed Processing Symposium (IPDPS 2003), 22-26 April 2003, Nice, France, CD-ROM/Abstracts Proceedings, page 113, 2003*. URL: <http://dx.doi.org/10.1109/IPDPS.2003.1213225>, doi:10.1109/IPDPS.2003.1213225.

- [B⁺09] Enrico Bini et al. Minimizing CPU energy in real-time systems with discrete speed management. *Trans. Embedded Comput. Syst.*, 2009. URL: <http://doi.acm.org/10.1145/1550987.1550994>, doi: 10.1145/1550987.1550994.
- [BABP06] Stefano Bertozzi, Andrea Acquaviva, Davide Bertozzi, and Antonio Poggiali. Supporting task migration in multi-processor systems-on-chip: a feasibility study. In *Proceedings of the conference on Design, automation and test in Europe, DATE '06*, pages 15–20, 2006.
- [Bam14] Mohamed A. Bamakhrama. *On Hard Real-Time Scheduling of Cyclo-Static Dataflow and its Application in System-Level Design*. PhD thesis, Leiden University, 2014.
- [BB01] Bishnupriya Bhattacharya and Shuvra S Bhattacharyya. Parameterized dataflow modeling for dsp systems. *Signal Processing, IEEE Transactions on*, 49(10):2408–2421, 2001.
- [BB04] D. Bertozzi and L. Benini. Xpipes: a network-on-chip architecture for gigascale systems-on-chip. *Circuits and Systems Magazine, IEEE*, 4(2):18–31, September 2004.
- [BBA11] Andrea Bastoni, Björn B. Brandenburg, and James H. Anderson. Is semi-partitioned scheduling practical? In *23rd Euromicro Conference on Real-Time Systems, ECRTS 2011, Porto, Portugal, 5-8 July, 2011*, pages 125–135, 2011.
- [BBB15] Sanjoy Baruah, Marko Bertogna, and Giorgio Buttazzo. *Multiprocessor Scheduling for Real-Time Systems*. Springer, 2015.
- [BCPV96] S. K. Baruah, N. K. Cohen, C. G. Plaxton, and D. A. Varvel. Proportionate progress: A notion of fairness in resource allocation. *Algorithmica*, 15(6):600–625, 1996.
- [BDLT13] Shuvra S Bhattacharyya, Ed F Deprettere, Rainer Leupers, and Jarmo Takala. *Handbook of signal processing systems*. Springer Science & Business Media, 2013.
- [BDM02] L. Benini and G. De Micheli. Networks on chips: a new soc paradigm. *Computer*, 35(1):70–78, Jan 2002.
- [BELP96] Greet Bilsen, Marc Engels, Rudy Lauwereins, and Jean Peperstraete. Cyclo-static dataflow. *IEEE Transactions on Signal Processing*, 44(2):397–408, 1996.
- [BHHT10] Iuliana Bacivarov, Wolfgang Haid, Kai Huang, and Lothar Thiele. Methods and Tools for Mapping Process Networks onto Multi-Processor Systems-On-Chip. In Shuvra S. Bhattacharyya, Ed F. Deprettere, Rainer Leupers, and Jarmo Takala, editors, *Handbook of Signal Processing Systems*, pages 1007–1040. Springer, October 2010.

- [BS11] Mohamed Bamakhrama and Todor Stefanov. Hard-real-time scheduling of data-dependent tasks in embedded streaming applications. In *Proceedings of the ninth ACM International Conference on Embedded Software, EMSOFT '11*, pages 195–204, New York, NY, USA, 2011. ACM. doi:10.1145/2038642.2038672.
- [BS12] Mohamed A. Bamakhrama and Todor P. Stefanov. On the hard-real-time scheduling of embedded streaming applications. *Design Automation for Embedded Systems*, 2012. DOI: 10.1007/s10617-012-9086-x. doi:10.1007/s10617-012-9086-x.
- [BTV12] Adnan Bouakaz, Jean-Pierre Talpin, and Jan Vitek. Affine Data-Flow Graphs for the Synthesis of Hard Real-Time Applications. In *Proceedings of the 12th International Conference on Application of Concurrency to System Design, ACSD '12*, pages 183–192, Los Alamitos, CA, USA, 2012. IEEE Computer Society.
- [BZNS12] Mohamed A. Bamakhrama, Jiali Teddy Zhai, Hristo Nikolov, and Todor Stefanov. A methodology for automated design of hard-real-time embedded streaming systems. In *Proceedings of the 15th Design, Automation Test in Europe Conference and Exhibition, DATE 2012*, pages 941–946, 2012.
- [CBS14] Emanuele Cannella, Mohamed Bamakhrama, and Todor Stefanov. System-level scheduling of real-time streaming applications using a semi-partitioned approach. In *Design, Automation & Test in Europe Conference & Exhibition, DATE 2014, Dresden, Germany, March 24-28, 2014*, pages 1–6, 2014. URL: <http://dx.doi.org/10.7873/DATE.2014.376>, doi:10.7873/DATE.2014.376.
- [CDM⁺12] Emanuele Cannella, Onur Derin, Paolo Meloni, Giuseppe Tuveri, and Todor Stefanov. Adaptivity support for mpsoCs based on process migration in polyhedral process networks. *VLSI Design*, 2012:987209:1–987209:17, 2012.
- [CDS11] Emanuele Cannella, Onur Derin, and Todor Stefanov. Middleware approaches for adaptivity of kahn process networks on networks-on-chip. In *2011 Conference on Design and Architectures for Signal and Image Processing, DASIP 2011, Tampere, Finland, November 2-4, 2011*, pages 100–107, 2011. URL: <http://dx.doi.org/10.1109/DASIP.2011.6136862>, doi:10.1109/DASIP.2011.6136862.
- [CGF⁺11] Emanuele Cannella, Lorenzo Di Gregorio, Leandro Fiorin, Menno Lindwer, Paolo Meloni, Olaf Neugebauer, and Andy D. Pimentel. Towards an ESL design framework for adaptive and fault-tolerant mpsoCs: MADNESS or not? In *9th IEEE Symposium on Embedded Systems for Real-Time Multimedia, ESTIMedia 2011, Taipei, Taiwan, October 13-14, 2011*, pages 120–129, 2011.

- [CGJ96] E. G. Coffman, Jr., M. R. Garey, and D. S. Johnson. Approximation algorithms for bin packing: A survey. In Dorit S. Hochbaum, editor, *Approximation algorithms for NP-hard problems*, pages 46–93. PWS Publishing Co., Boston, MA, USA, 1996.
- [CJK88] Thomas L. Casavant, Jon, and G. Kuhl. A taxonomy of scheduling in general-purpose distributed computing systems. *IEEE Transactions on Software Engineering*, 14:141–154, 1988.
- [CRJ06] Hyeonjoong Cho, B. Ravindran, and E.D. Jensen. An optimal real-time scheduling algorithm for multiprocessors. In *Real-Time Systems Symposium, 2006. RTSS '06. 27th IEEE International*, pages 101–110, Dec 2006.
- [CS16] Emanuele Cannella and Todor P. Stefanov. Energy Efficient Semi-partitioned Scheduling for Embedded Multiprocessor Streaming Systems. *Design Autom. for Emb. Sys.*, 20(3):239–266, 2016.
- [DA10] V. Devadas and H. Aydin. Coordinated power management of periodic real-time tasks on chip multiprocessors. In *Green Computing Conference, 2010 International*, pages 61–72, Aug 2010.
- [Das04] Ali Dasdan. Experimental analysis of the fastest optimum cycle ratio and mean algorithms. *ACM Transactions on Design Automation of Electronic Systems (TODAES)*, 9(4):385–418, 2004.
- [DB11] Robert I. Davis and Alan Burns. A survey of hard real-time scheduling for multiprocessor systems. *ACM Computing Surveys*, 43(4):35:1–35:44, 2011.
- [DCT⁺13] Onur Derin, Emanuele Cannella, Giuseppe Tuveri, Paolo Meloni, Todor Stefanov, Leandro Fiorin, Luigi Raffo, and Mariagiovanna Sami. A system-level approach to adaptivity and fault-tolerance in noc-based mpsoCs: The MADNESS project. *Microprocessors and Microsystems - Embedded Hardware Design*, 37(6-7):515–529, 2013.
- [dDAB⁺13] Benoît Dupont de Dinechin, Renaud Ayrignac, P-E Beaucamps, Patrice Couvert, Benoit Ganne, Pierre Guironnet de Massas, François Jacquet, Samuel Jones, Nicolas Morey Chaisemartin, Frédéric Riss, et al. A clustered manycore processor architecture for embedded and accelerated applications. In *High Performance Extreme Computing Conference (HPEC), 2013 IEEE*, pages 1–6. IEEE, 2013.
- [DDF11] Onur Derin, Erkan Diken, and Leandro Fiorin. A middleware approach to achieving fault-tolerance of kahn process networks on networks-on-chips. *International Journal of Reconfigurable Computing*, 2011(Article ID 295385):14 pages, February 2011. Selected Papers from the International Workshop on Reconfigurable Communication-centric Systems on Chips (ReCoSoC' 2010). doi:doi:10.1155/2011/295385.

- [Der15] Onur Derin. *Self-adaptivity of Applications on Network on Chip Multiprocessors: The Case of Fault-tolerant Kahn Process Networks*. PhD thesis, Faculty of Informatics, University of Lugano, May 2015. PhD thesis.
- [Dev06] Umamaheswari C Devi. *Soft real-time scheduling on multiprocessors*. PhD thesis, University of North Carolina at Chapel Hill, 2006.
- [DKF11] Onur Derin, Deniz Kabakci, and Leandro Fiorin. Online task remapping strategies for fault-tolerant network-on-chip multiprocessors. In *NOCS 2011, Fifth ACM/IEEE International Symposium on Networks-on-Chip, Pittsburgh, Pennsylvania, USA, May 1-4, 2011*, pages 129–136, 2011.
- [DSBS06] Ed F. Deprettere, Todor Stefanov, Shuvra S. Bhattacharyya, and Mainak Sen. Affine Nested Loop Programs and their Binary Parameterized Dataflow Graph Counterparts. In *Proceedings of the International Conference on Application-specific Systems, Architectures and Processors, ASAP 2006*, pages 186–190, 2006. doi:10.1109/ASAP.2006.7.
- [DYGR10] François Dorin, Patrick Meumeu Yomsi, Joël Goossens, and Pascal Richard. Semi-partitioned hard real-time scheduling with restricted migrations upon identical multiprocessor platforms. *CoRR*, abs/1006.2637, 2010. URL: <http://arxiv.org/abs/1006.2637>.
- [EA11] Jeremy P. Erickson and James H. Anderson. Response time bounds for G-EDF without intra-task precedence constraints. In *Principles of Distributed Systems - 15th International Conference, OPODIS 2011, Toulouse, France, December 13-16, 2011. Proceedings*, pages 128–142, 2011. URL: http://dx.doi.org/10.1007/978-3-642-25873-2_10, doi:10.1007/978-3-642-25873-2_10.
- [Gab09] Gabriel Marchesan Almeida and Gilles Sassatelli and Pascal Benoit and Nicolas Saint-Jean and Sameer Varyani and Lionel Torres and Michel Robert. An Adaptive Message Passing MPSoC Framework. *International Journal of Reconfigurable Computing*, 2009:20, 2009.
- [GCS11] Laurent George, Pierre Courbin, and Yves Sorel. Job vs. portioned partitioning for the earliest deadline first semi-partitioned scheduling. *Journal of Systems Architecture - Embedded Systems Design*, 57(5):518–535, 2011.
- [GGS⁺06] Amir Hossein Ghamarian, MCW Geilen, Sander Stuijk, Twan Basten, AJM Moonen, Marco JG Bekooij, Bart D Theelen, and MohammadReza Mousavi. Throughput analysis of synchronous data flow graphs. In *Application of Concurrency to System Design, 2006. ACSD 2006. Sixth International Conference on*, pages 25–36. IEEE, 2006.
- [GJ79] Michael R. Garey and David S. Johnson. *Computers and Intractability: A Guide to the Theory of NP-Completeness*. WH Freeman & Co., New York, NY, USA, 1979.

- [God98] Steve Goddard. *On the Management of Latency in the Synthesis of Real-Time Signal Processing Systems from Processing Graphs*. PhD thesis, University of North Carolina at Chapel Hill, U.S.A., 1998.
- [HDV⁺11] Jason Howard, Saurabh Dighe, Sriram R Vangal, Gregory Ruhl, Nitin Borkar, Shailendra Jain, Vasantha Erraguntla, Michael Konow, Michael Riepen, Matthias Gries, et al. A 48-core ia-32 processor in 45 nm cmos using on-die message-passing and dvfs for performance and power scaling. *Solid-State Circuits, IEEE Journal of*, 46(1):173–183, 2011.
- [Hen03] Jörg Henkel. Closing the SoC design gap. *IEEE Computer*, 36(9):119–121, 2003. doi:10.1109/MC.2003.1231200.
- [HHBT09] Wolfgang Haid, Kai Huang, Iuliana Bacivarov, and Lothar Thiele. Multiprocessor SoC software design flows. *IEEE Transactions on Signal Processing*, 26(6):64–71, 2009.
- [HMGM13] Pengcheng Huang, Orlando Moreira, Kees Goossens, and Anca Mariana Molnos. Throughput-constrained voltage and frequency scaling for real-time heterogeneous multiprocessors. In *Proceedings of the 28th Annual ACM Symposium on Applied Computing, SAC '13, Coimbra, Portugal, March 18-22, 2013*, pages 1517–1524, 2013. URL: <http://doi.acm.org/10.1145/2480362.2480645>, doi:10.1145/2480362.2480645.
- [HP07] John L. Hennessy and David A. Patterson. *Computer Architecture, 4th Edition*. Morgan Kaufmann, 2007.
- [HSH⁺09] Wolfgang Haid, Lars Schor, Kai Huang, Iuliana Bacivarov, and Lothar Thiele. Efficient execution of kahn process networks on multi-processor systems using protothreads and windowed fifos. In *Proc. IEEE Workshop on Embedded Systems for Real-Time Multimedia (ESTIMedia)*, pages 35–44, Grenoble, France, 2009. IEEE.
- [HvdHBL10] Mike Holenderski, Martijn M.H.P. van den Heuvel, Reinder J. Bril, and Johan J. Lukkien. Grasp: Tracing, visualizing and measuring the behavior of real-time systems. In *International Workshop on Analysis Tools and Methodologies for Embedded and Real-time Systems (WATERS)*, July 2010.
- [HXW⁺10] Hongtao Huang, Feng Xia, Jijie Wang, Siyu Lei, and Guowei Wu. Leakage-aware reallocation for periodic real-time tasks on multicore processors. In *Fifth International Conference on Frontier of Computer Science and Technology, FCST 2010, Changchun, Jilin Province, China, August 18-22, 2010*, pages 85–91, 2010. URL: <http://dx.doi.org/10.1109/FCST.2010.105>, doi:10.1109/FCST.2010.105.

- [Int13] International Technology Roadmap for Semiconductors. 2013 Edition: Executive Summary, 2013. URL: <http://www.itrs.net/> [cited May 14, 2015].
- [IY98] Tohru Ishihara and Hiroto Yasuura. Voltage scheduling problem for dynamically variable voltage processors. In *ISLPED 98, August 10-12, Monterey, CA USA, 1998*.
- [Jha01] N.K. Jha. Low power system scheduling and synthesis. In *Computer Aided Design, 2001. ICCAD 2001. IEEE/ACM International Conference on*, pages 259–263, Nov 2001.
- [Joh73] David S. Johnson. *Near-optimal bin packing algorithms*. PhD thesis, MIT, 1973.
- [Joh74] David S. Johnson. Fast algorithms for bin packing. *Journal of Computer and System Sciences*, 8(3):272–314, 1974. doi:10.1016/S0022-0000(74)80026-7.
- [JTW05] Ahmed Jerraya, Hannu Tenhunen, and Wayne Wolf. Multiprocessor Systems-on-Chips. *IEEE Computer*, 38(7):36–40, 2005.
- [Kah74] Gilles Kahn. The Semantics of Simple Language for Parallel Programming. In *Proceedings of the IFIP Congress*, pages 471–475. North-Holland Publishing Company, 1974.
- [KDH⁺05] J. A. Kahle, M. N. Day, H. P. Hofstee, C. R. Johns, T. R. Maeurer, and D. Shippy. Introduction to the cell multiprocessor. *IBM J. Res. Dev.*, 49(4/5):589–604, July 2005. URL: <http://dl.acm.org/citation.cfm?id=1148882.1148891>.
- [KJS⁺02] Shashi Kumar, Axel Jantsch, J-P Soininen, Martti Forsell, Mikael Millberg, Johny Oberg, Kari Tiensyrja, and Ahmed Hemani. A network on chip architecture and design methodology. In *VLSI, 2002. Proceedings. IEEE Computer Society Annual Symposium on*, pages 105–112. IEEE, 2002.
- [KKJ⁺08] Seongnam Kwon, Yongjoo Kim, Woo-Chul Jeun, Soonhoi Ha, and Yunheung Paek. A retargetable parallel-programming framework for mpsoc. *ACM Trans. Des. Autom. Electron. Syst.*, 13:39:1–39:18, July 2008.
- [KY08] Shinpei Kato and Nobuyuki Yamasaki. Portioned edf-based scheduling on multiprocessors. In *Proceedings of the 8th ACM & IEEE International conference on Embedded software, EMSOFT 2008, Atlanta, GA, USA, October 19-24, 2008*, pages 139–148, 2008. URL: <http://doi.acm.org/10.1145/1450058.1450078>, doi:10.1145/1450058.1450078.

- [LA09] Cong Liu and James H. Anderson. Supporting pipelines in soft real-time multiprocessor systems. In *21st Euromicro Conference on Real-Time Systems, ECRTS 2009, Dublin, Ireland, July 1-3, 2009*, pages 269–278, 2009. URL: <http://dx.doi.org/10.1109/ECRTS.2009.16>, doi:10.1109/ECRTS.2009.16.
- [LA10] Cong Liu and James H. Anderson. Supporting soft real-time dag-based systems on multiprocessors with no utilization loss. In *Proceedings of the 31st IEEE Real-Time Systems Symposium, RTSS 2010, San Diego, California, USA, November 30 - December 3, 2010*, pages 3–13, 2010.
- [LDG04] J. M. López, J. L. Díaz, and D. F. García. Utilization bounds for edf scheduling on real-time multiprocessor systems. *Real-Time Syst.*, 28(1):39–68, October 2004.
- [Lee99] E.A. Lee. *Embedded Software: An Agenda for Research*. Memorandum (University of California, Berkeley, Electronics Research Laboratory). Electronics Research Laboratory, College of Engineering, University of California, 1999.
- [Lee09] Wan Yeon Lee. Energy-saving dvfs scheduling of multiple periodic real-time tasks on multi-core processors. In *Distributed Simulation and Real Time Applications, 2009. DS-RT '09. 13th IEEE/ACM International Symposium on*, pages 216–223, Oct 2009.
- [LH89] Edward Ashford Lee and Soonhoi Ha. Scheduling strategies for multiprocessor real-time DSP. In *Proceedings of the IEEE Global Telecommunications Conference and Exhibition: Communications Technology for the 1990s and Beyond*, volume 2 of GLOBECOM 1989, pages 1279–1283, 1989. doi:10.1109/GLOCOM.1989.64160.
- [LKwP⁺10] Chanhee Lee, Hokeun Kim, Hae woo Park, Sungchan Kim, Hyunok Oh, and Soonhoi Ha. A task remapping technique for reliable multi-core embedded systems. In *Hardware/Software Codesign and System Synthesis (CODES+ISSS), 2010 IEEE/ACM/IFIP International Conference on*, pages 307–316, Oct 2010.
- [LL73] C. L. Liu and James W. Layland. Scheduling Algorithms for Multiprogramming in a Hard-Real-Time Environment. *Journal of the ACM*, 20(1):46–61, 1973.
- [LM87a] E. Lee and D.G. Messerschmitt. Static scheduling of synchronous data flow programs for digital signal processing. *Computers, IEEE Transactions on*, C-36(1):24–35, Jan 1987.
- [LM87b] Edward A. Lee and David G. Messerschmitt. Synchronous data flow. *Proceedings of the IEEE*, 75(9):1235–1245, 1987.

- [LvdWD01] Paul Lieverse, Pieter van der Wolf, and Ed F. Deprettere. A trace transformation technique for communication refinement. In *Proceedings of the Ninth International Symposium on Hardware/Software Code-sign, CODES 2001, Copenhagen, Denmark, 2001*, pages 134–139, 2001. doi:10.1145/371636.371703.
- [Mac13] Enrico Macii, editor. *Design, Automation and Test in Europe, DATE 13, Grenoble, France, March 18-22, 2013*. EDA Consortium San Jose, CA, USA / ACM DL, 2013. URL: <http://dl.acm.org/citation.cfm?id=2485288>.
- [Mar11] P. Marwedel. *Embedded System Design*. Springer, 2011.
- [MB07] Orlando Moreira and Marco Bekooij. Self-timed scheduling analysis for real-time applications. *EURASIP J. Adv. Sig. Proc.*, 2007, 2007.
- [MCA] Multicore associations communication api. URL: <http://www.multicore-association.org>.
- [MCM⁺04] Fernando Moraes, Ney Calazans, Aline Mello, Leandro Möller, and Luciano Ost. HERMES: An Infrastructure for Low Area Overhead Packet-switching Networks on Chip. *Integr. VLSI J.*, 38(1):69–93, October 2004.
- [MDP⁺00] Dejan S. Milojicic, Fred Douglass, Yves Paindaveine, Richard Wheeler, and Songnian Zhou. Process migration. *ACM Comput. Surv.*, 32:241–299, September 2000.
- [Mei10] Sjoerd Meijer. *Transformations for Polyhedral Process Networks*. PhD thesis, Universiteit Leiden, Netherlands, 2010.
- [MTR⁺12] Paolo Meloni, Giuseppe Tiveri, Luigi Raffo, Emanuele Cannella, Todor Stefanov, Onur Derin, Leandro Fiorin, and Mariagiiovanna Sami. System adaptivity and fault-tolerance in noc-based mpsoCs: The MADNESS project approach. In *15th Euromicro Conference on Digital System Design, DSD 2012, Cesme, Izmir, Turkey, September 5-8, 2012*, pages 517–524, 2012. doi:10.1109/DSD.2012.122.
- [NGWK09] A. B. Nejad, K. Goossens, J. Walters, and B. Kienhuis. Mapping kpn models of streaming applications on a network-on-chip platform. In *ProRISC 2009: Proceedings of the Workshop on Signal Processing, Integrated Systems and Circuits*, November 2009.
- [NKG⁺02] André Nieuwland, Jeffrey Kang, Om Prakash Gangwal, Ramanathan Sethuraman, Natalino G. Busá, Kees Goossens, Rafael Peset Llopis, and Paul E. R. Lippens. C-HEAP: A heterogeneous multi-processor architecture template and scalable and flexible protocol for the design of embedded signal processing systems. *Design Autom. for Emb. Sys.*, 7(3):233–270, 2002.

- [NMSD09] Dmitry Nadezhkin, Sjoerd Meijer, Todor Stefanov, and Ed Deprettere. Realizing FIFO Communication When Mapping Kahn Process Networks onto the Cell. In *Proceedings of the 9th International Workshop on Embedded Computer Systems: Architectures, Modeling, and Simulation, SAMOS '09*, pages 308–317, Berlin, Heidelberg, 2009. Springer-Verlag. URL: http://dx.doi.org/10.1007/978-3-642-03138-0_34, doi:http://dx.doi.org/10.1007/978-3-642-03138-0_34.
- [NSD08] Hristo Nikolov, Todor Stefanov, and Ed Deprettere. Systematic and Automated Multiprocessor System Design, Programming, and Implementation. *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems*, 27(3):542–555, 2008.
- [NTS⁺08] H. Nikolov, M. Thompson, T. Stefanov, A. Pimentel, S. Polstra, R. Bose, C. Zissulescu, and E. Deprettere. Daedalus: toward composable multimedia MP-SoC design. In *Proceedings of the 45th annual Design Automation Conference, DAC '08*, pages 574–579, New York, NY, USA, 2008. ACM. doi:10.1145/1391469.1391615.
- [NVC10] Vincent Nollet, Diederik Verkest, and Henk Corporaal. A Safari Through the MPSoC Run-Time Management Jungle. *Journal of Signal Processing Systems*, 60:251–268, 2010.
- [ope] A high performance message passing library. URL: <http://www.open-mpi.org/>.
- [P⁺13] Sangyoung Park et al. Accurate modeling of the delay and energy overhead of dynamic voltage and frequency scaling in modern microprocessors. *IEEE Trans. on CAD of Integrated Circuits and Systems*, 32(5):695–708, 2013. URL: <http://dx.doi.org/10.1109/TCAD.2012.2235126>, doi:10.1109/TCAD.2012.2235126.
- [PEP06] Andy D Pimentel, Cagkan Erbas, and Simon Polstra. A systematic approach to exploring embedded system architectures at multiple abstraction levels. *Computers, IEEE Transactions on*, 55(2):99–112, 2006.
- [Pin16] Michael L Pinedo. *Scheduling: theory, algorithms, and systems*. Springer Science & Business Media, 2016.
- [Ram] Carl Ramey. TILE-Gx100 ManyCore Processor: Acceleration Interfaces and Architecture. URL: http://www.hotchips.org/wp-content/uploads/hc_archives/hc23/HC23.18.2-security/HC23.18.220-TILE-GX100-Ramey-Tilera-e.pdf [cited April 30, 2015].
- [RGR⁺03] E. Rijpkema, K.G.W. Goossens, A. Radulescu, J. Dielissen, J. van Meerbergen, P. Wielage, and E. Waterlander. Trade offs in the design of a

- router with both guaranteed and best-effort services for networks on chip. In *Design, Automation and Test in Europe Conference and Exhibition, 2003*, pages 350–355, 2003.
- [Rho] M. Rhodan. GM to Roll Out a Self-Driving Cadillac. URL: <http://time.com/3303212/gm-self-driving-cadillac/> [cited March 11, 2015].
- [SB09] Sundararajan Sriram and Shuvra S. Bhattacharyya. *Embedded Multi-processors: Scheduling and Synchronization*. CRC Press, Boca Raton, FL, USA, 2nd edition, 2009.
- [SDK13] Amit Kumar Singh, Anup Das, and Akash Kumar. Energy optimization by exploiting execution slacks in streaming applications on multiprocessor systems. In *The 50th Annual Design Automation Conference 2013, DAC '13, Austin, TX, USA, May 29 - June 07, 2013*, pages 115:1–115:7, 2013. URL: <http://doi.acm.org/10.1145/2463209.2488875>, doi:10.1145/2463209.2488875.
- [SGTB11] Sander Stuijk, Marc Geilen, Bart Theelen, and Twan Basten. Scenario-aware dataflow: Modeling, analysis and implementation of dynamic applications. In *Embedded Computer Systems (SAMOS), 2011 International Conference on*, pages 404–411. IEEE, 2011.
- [SJPL08] Euseong Seo, Jinkyu Jeong, Seonyeong Park, and Joonwon Lee. Energy efficient scheduling of real-time tasks on multicore processors. *Parallel and Distributed Systems, IEEE Transactions on*, 19(11):1540–1552, Nov 2008.
- [Smi88] Jonathan M. Smith. A survey of process migration mechanisms. *SIGOPS Oper. Syst. Rev.*, 22:28–40, July 1988.
- [SSHT06] Thilo Streichert, Christian Strengert, Christian Haubelt, and Jürgen Teich. Dynamic task binding for hardware/software reconfigurable networks. In *Proceedings of the 19th Annual Symposium on Integrated Circuits and Systems Design, SBCCI '06*, pages 38–43, 2006.
- [Sut] H. Sutter. The Free Lunch Is Over. URL: <http://www.gotw.ca/publications/concurrency-ddj.htm> [cited March 12, 2015].
- [TA10] William Thies and Saman Amarasinghe. An empirical characterization of stream programs and its implications for language and compiler design. In *Proceedings of the 19th International Conference on Parallel Architectures and Compilation Techniques, PACT '10*, pages 365–376, New York, NY, USA, 2010. ACM. doi:10.1145/1854273.1854319.
- [TIL] TriMedia TM-1000 Datasheet. URL: http://www.tilera.com/files/drim__TILE-Gx8072_PB041-04_WEB_7683.pdf [cited June 11, 2015].

- [Tri] TriMedia TM-1000 Datasheet. URL: <http://pdf.datasheetcatalog.com/datasheet/philips/TM-1000.pdf> [cited June 11, 2015].
- [VAJ⁺09] Sravanthi Kota Venkata, Ikkjin Ahn, Donghwan Jeon, Anshuman Gupta, Christopher M. Louie, Saturnino Garcia, Serge Belongie, and Michael Bedford Taylor. SD-VBS: the san diego vision benchmark suite. In *Proceedings of the 2009 IEEE International Symposium on Workload Characterization, IISWC 2009, October 4-6, 2009, Austin, TX, USA*, pages 55–64, 2009.
- [VEMR14] Anish Varghese, Bob Edwards, Gaurav Mitra, and Alistair P. Rendell. Programming the adapteva epiphany 64-core network-on-chip coprocessor. In *Proceedings of the 2014 IEEE International Parallel & Distributed Processing Symposium Workshops, IPDPSW '14*, pages 984–992, Washington, DC, USA, 2014. IEEE Computer Society.
- [VNS07] Sven Verdoolaege, Hristo Nikolov, and Todor Stefanov. pn: a tool for improved derivation of process networks. *EURASIP Journal on Embedded Systems*, 2007(1):19–19, 2007.
- [W⁺10] Yi-Hung Wei et al. Energy-efficient real-time scheduling of multimedia tasks on multi-core processors. In *Proceedings of the 2010 ACM Symposium on Applied Computing (SAC), Sierre, Switzerland, March 22-26, 2010*, pages 258–262, 2010. URL: <http://doi.acm.org/10.1145/1774088.1774142>, doi:10.1145/1774088.1774142.
- [WL03] D. Wiklund and D. Liu. SoCBUS: switched network on chip for hard real time embedded systems. In *Parallel and Distributed Processing Symposium, 2003. Proceedings. International*, pages 8 pp.–, April 2003.
- [WLL⁺11] Yi Wang, Hui Liu, Duo Liu, Zhiwei Qin, Zili Shao, and Edwin Hsing-Mean Sha. Overhead-aware energy optimization for real-time streaming applications on multiprocessor system-on-chip. *ACM Trans. Design Autom. Electr. Syst.*, 16(2):14, 2011. URL: <http://doi.acm.org/10.1145/1929943.1929946>, doi:10.1145/1929943.1929946.
- [Woo] Victoria Woollaston. New images show how Google’s self-driving cars see the world. URL: <http://www.dailymail.co.uk/sciencetech/article-2317594/> [cited March 11, 2015].
- [YA14] Kecheng Yang and James H. Anderson. Optimal gedf-based schedulers that allow intra-task parallelism on heterogeneous multiprocessors. In *12th IEEE Symposium on Embedded Systems for Real-time Multimedia, ESTIMedia 2014, Greater Noida, India, October 16-17, 2014*, pages 30–39, 2014. URL: <http://dx.doi.org/10.1109/ESTIMedia.2014.6962343>, doi:10.1109/ESTIMedia.2014.6962343.

- [Yue91] Minyi Yue. A simple proof of the inequality $\text{FFD}(L) \leq 11/9 \text{OPT}(L) + 1, \forall L$ for the FFD bin-packing algorithm. *Acta Mathematicae Applicatae Sinica*, 7:321–331, 1991. doi:10.1007/BF02009683.
- [ZBS13] Jiali Teddy Zhai, Mohamed Bamakhrama, and Todor Stefanov. Exploiting just-enough parallelism when mapping streaming applications in hard real-time systems. In *The 50th Annual Design Automation Conference 2013, DAC '13, Austin, TX, USA, May 29 - June 07, 2013*, pages 170:1–170:8, 2013. URL: <http://doi.acm.org/10.1145/2463209.2488944>, doi:10.1145/2463209.2488944.
- [Zha15] Teddy Zhai. *Adaptive Streaming Applications: Analysis and Implementation Models*. PhD thesis, Leiden University, 2015.
- [Zhe07] Liu Zheng. A task migration constrained energy-efficient scheduling algorithm for multiprocessor real-time systems. In *Wireless Communications, Networking and Mobile Computing, 2007. WiCom 2007. International Conference on*, pages 3055–3058, Sept 2007. doi:10.1109/WICOM.2007.759.
- [ZNS11] Jiali Teddy Zhai, Hristo Nikolov, and Todor Stefanov. Modeling adaptive streaming applications with parameterized polyhedral process networks. In *Proceedings of the 48th Design Automation Conference*, pages 116–121. ACM, 2011.
- [ZR13] Yuhao Zhu and Vijay Janapa Reddi. High-performance and energy-efficient mobile web browsing on big/little systems. In *19th IEEE International Symposium on High Performance Computer Architecture, HPCA 2013, Shenzhen, China, February 23-27, 2013*, pages 13–24, 2013. URL: <http://dx.doi.org/10.1109/HPCA.2013.6522303>, doi:10.1109/HPCA.2013.6522303.

